October 1986 Revised March 2000 DM74AS374 Octal D-Type Edge-Triggered Flip-Flops with 3-STATE Outputs

## FAIRCHILD

SEMICONDUCTOR

## DM74AS374 **Octal D-Type Edge-Triggered Flip-Flops** with 3-STATE Outputs

#### **General Description**

These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the AS374 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the logic states that were set up at the D inputs

A buffered output control input can be used to place the eight outputs in either a normal logic state (HIGH or LOW logic levels) or a high impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are off.

#### **Features**


- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and  $V_{\mbox{\scriptsize CC}}$  range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin-for-pin compatible with LS and ALS TTL counterparts
- Improved AC performance over LS and ALS TTL counterparts
- 3-STATE buffer-type outputs drive bus lines directly

## **Ordering Code:**


Order Number	Package Number	Package Description
DM74AS374WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74AS374N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

nd Reel. Specify by appending the s

#### **Connection Diagram**







1Q

2Q

3Q

6

9 4Q

<u>12</u> 5Q

15 6Q

<u>16</u> 7Q

<u>19</u> 8Q

#### Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^\circ C$ to $+150^\circ C$
Typical θ <sub>JA</sub>	
N Package	52.5°C/W
M Package	70.5°C/W

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

### **Recommended Operating Conditions**

Symbol	Parameter		Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5	V
V <sub>IH</sub>	High Level Input Voltage		2			V
V <sub>IL</sub>	Low Level Input Voltage				0.8	V
I <sub>ОН</sub>	High Level Output Current				-15	mA
I <sub>OL</sub>	Low Level Output Current				48	mA
f <sub>CLK</sub>	Clock Frequency		0		125	MHz
t <sub>W</sub>	Width of Clock Pulse HIGH		4			ns
	Ē	LOW	3			. 115
t <sub>SU</sub>	Data Setup Time (Note 2)		2↑	0		ns
t <sub>H</sub>	Data Hold Time (Note 2)		3↑	0		ns
T <sub>A</sub>	Operating Free Air Temperature		0		70	°C

## **Electrical Characteristics**

Symbol	Parameter	Conditions		Min	Тур	Max	Units
V <sub>IK</sub>	Input Clamp Voltage	$V_{CC} = 4.5V, I_I = -18 \text{ mA}$				-1.2	V
V <sub>OH</sub>	HIGH Level	$V_{CC} = 4.5V$ , $I_{OH} = Max$	2.4	3.2		v	
	Output Voltage	$I_{OH} = -2$ mA, $V_{CC} = 4.5V$ to 5.5	$I_{OH} = -2 \text{ mA}, V_{CC} = 4.5 \text{V to } 5.5 \text{V}$				
V <sub>OL</sub>	LOW Level Output Voltage	V <sub>CC</sub> = 4.5V, I <sub>OL</sub> = Max			0.35	0.5	V
l <sub>l</sub>	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
I <sub>IH</sub>	HIGH Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μΑ
I <sub>IL</sub>	LOW Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.5	mA
lo	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$		-30		-112	mA
I <sub>OZH</sub>	OFF-State Output Current, HIGH Level Voltage Applied	V <sub>CC</sub> = 5.5V, V <sub>O</sub> = 2.7V				50	μA
I <sub>OZL</sub>	OFF-State Output Current,	$V_{CC} = 5.5 V, V_{O} = 0.4 V$			-50	μA	
	LOW Level Voltage Applied						
I <sub>CC</sub>	Supply Current	$V_{CC} = 5.5V$	Outputs HIGH		77	120	
		Outputs Open	Outputs LOW		84	128	mA
			Outputs Disabled		84	128	t

# DM74AS374

4
က
S
<
4
N
5

## Switching Characteristics

Symbol	Parameter	Conditions	From	То	Min	Max	Units
f <sub>MAX</sub>	Maximum Clock Frequency	V <sub>CC</sub> = 4.5V to 5.5V			125		MHz
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	$R_L = 500\Omega$ $C_L = 50 \text{ pF}$	Clock	Any Q	3	8	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output		Clock	Any Q	4	9	ns
t <sub>PZH</sub>	Output Enable Time to HIGH Level Output		Output Control	Any Q	2	6	ns
t <sub>PZL</sub>	Output Enable Time to LOW Level Output		Output Control	Any Q	3	10	ns
t <sub>PHZ</sub>	Output Disable Time from HIGH Level Output		Output Control	Any Q	2	6	ns
t <sub>PLZ</sub>	Output Disable Time from LOW Level Output		Output Control	Any Q	2	6	ns

